Part Number Hot Search : 
PEB3558 B39162B 5504DCR 12000 3A033 E2502H39 CMO3EBMC AZ393M
Product Description
Full Text Search
 

To Download HCPL-2601WV Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
  ?005 fairchild semiconductor corporation 1 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers tm j uly 2006 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers features ve ry high speed-10 mbit/s superior cmr-10 kv/? double working voltage-480v f an-out of 8 over -40? to +85? logic gate output strobable output wired or-open collector u .l. recognized (file # e90700) applications ground loop elimination lsttl to ttl, lsttl or 5-volt cmos line receiver, data transmission data multiplexing switching power supplies pulse transformer replacement computer-peripheral interface description the 6n137, hcpl-2601/2611 single-channel and hcpl-2630/ 2631 dual-channel optocouplers consist of a 850 nm algaas led, optically coupled to a very high speed integrated photo- detector logic gate with a strobable output. this output features an open collector, thereby permitting wired or outputs. the coupled parameters are guaranteed over the temperature range of -40? to +85?. a maximum input signal of 5 ma will provide a minimum output sink current of 13ma (fan out of 8). an internal noise shield provides superior common mode rejec- tion of typically 10kv/?. the hcpl- 2601 and hcpl- 2631 has a minimum cmr of 5 kv/?. the hcpl-2611 has a minimum cmr of 10 kv/?. pa ck ag es c hematic t ruth table (positive logic) a 0.1? bypass capacitor must be connected between pins 8 and 5. (see note 1) 8 8 1 8 1 1 1 2 3 4 5 6 7 8 n/c _ v cc v e v o gnd + n/c v f 1 2 3 4 5 6 7 8 + _ v f1 v cc v 01 v 02 gnd v f2 _ + hcpl-2630 hcpl-2631 6n137 hcpl-2601 hcpl-2611 input enable output h h l l h h h l h l l h h nc l l nc h
2 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers absolute maximum ratings (t a = 25? unless otherwise speci?d) recommended operating conditions *6.3ma is a guard banded value which allows for at least 20% ctr degradation. initial input current threshold value is 5.0 ma or less. p arameter symbol value units storage temperature t stg -55 to +125 ? operating temperature t opr -40 to +85 ? lead solder temperature t sol 260 for 10 sec ? emitter dc/average forward single channel i f 50 ma input current dual channel (each channel) 30 enable input voltage not to exceed v cc by more than 500 mv single channel v e 5.5 v reverse input voltage each channel v r 5.0 v po w er dissipation single channel p i 100 mw dual channel (each channel) 45 detector supply voltage v cc (1 minute max) 7.0 v output current single channel i o 50 ma dual channel (each channel) 50 output voltage each channel v o 7.0 v collector output single channel p o 85 mw po w er dissipation dual channel (each channel) 60 p arameter symbol min max units input current, low level i fl 0 250 ? input current, high level i fh *6.3 15 ma supply voltage, output v cc 4.5 5.5 v enable voltage, low level v el 0 0.8 v enable voltage, high level v eh 2.0 v cc v low level supply current t a -40 +85 ? f an out (ttl load) n 8
3 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers electrical characteristics (t a = 0 to 70? unless otherwise speci?d) individual component characteristics switching characteristics (t a = -40? to +85?, v cc = 5 v, i f = 7.5 ma unless otherwise speci?d) p arameter test conditions symbol min typ** max unit emitter (i f = 10ma) v f 1.8 v input forward voltage t a = 25? 1.4 1.75 input reverse breakdown voltage (i r = 10?) b vr 5.0 v input capacitance (v f = 0, f = 1 mhz) c in 60 pf input diode temperature coef?ient (i f = 10ma) ? v f / ? t a -1.4 mv/? detector high level supply current single channel (v cc = 5.5 v, i f = 0 ma) i cch 710ma dual channel (v e = 0.5v) 10 15 low level supply current single channel (v cc = 5.5 v, i f = 10 ma) i ccl 913ma dual channel (v e = 0.5v) 14 21 low level enable current (v cc = 5.5 v, v e = 0.5v) i el -0.8 -1.6 ma high level enable current (v cc = 5.5 v, v e = 2.0v) i eh -0.6 -1.6 ma high level enable voltage (v cc = 5.5 v, i f = 10 ma) v eh 2.0 v low level enable voltage (v cc = 5.5 v, i f = 10 ma)(note 3) v el 0.8 v ac characteristics test conditions symbol min typ** max unit propagation delay time to output high level (note 4) (t a = 25?) t plh 20 45 75 ns (r l = 350 ? , c l = 15 pf) (fig. 12) 100 propagation delay time to output low level (note 5) (t a = 25?) t phl 25 45 75 ns (r l = 350 ? , c l = 15 pf) (fig. 12) 100 pulse width distortion (r l = 350 ? , c l = 15 pf) (fig. 12) |t phl - t plh | 335ns output rise time (10-90%) (r l = 350 ? , c l = 15 pf) (note 6) (fig. 12) t r 50 ns output rise time (90-10%) (r l = 350 ? , c l = 15 pf) (note 7) (fig. 12) t f 12 ns enable propagation delay time to output high level (i f = 7.5 ma, v eh = 3.5 v) (r l = 350 ? , c l = 15 pf) (note 8) (fig. 13) t elh 20 ns enable propagation delay time to output low level (i f = 7.5 ma, v eh = 3.5 v) (r l = 350 ? , c l = 15 pf) (note 9) (fig. 13) t ehl 20 ns common mode transient immunity (at output high level) (t a = 25?) |v cm | = 50v, (peak) (i f = 0 ma, v oh (min.) = 2.0v) |cm h | v/? 6n137, hcpl-2630 hcpl-2601, hcpl-2631 (r l = 350 ? ) (note 10) (fig. 14) 5000 10,000 10,000 hcpl-2611 |v cm | = 400v 10,000 15,000 common mode transient immunity (at output low level) (r l = 350 ? ) (i f = 7.5 ma, v ol (max.) = 0.8v |cm l | 10,000 v/? 6n137, hcpl-2630 |v cm | = 50v (peak) hcpl-2601, hcpl-2631 (t a = 25?)(note 11)(fig. 14) 5000 10,000 hcpl-2611(t a = 25?) |v cm | = 400v 10,000 15,000
4 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers t ransfer characteristics (t a = -40 to +85? unless otherwise speci?d) isolation characteristics (t a = -40? to +85? unless otherwise speci?d.) ** all typicals at v cc = 5v, t a = 25? notes 1. the v cc supply to each optoisolator must be bypassed by a 0.1? capacitor or larger. this can be either a ceramic or solid tantalum capacitor with good high frequency characteristic and should be connected as close as possible to the package v cc and gnd pins of each device. 2. each channel. 3. enable input - no pull up resistor required as the device has an internal pull up resistor. 4. t plh -propagation delay is measured from the 3.75 ma level on the high to low transition of the input current pulse to the 1.5 v level on the low to high transition of the output voltage pulse. 5. t phl -propagation delay is measured from the 3.75 ma level on the low to high transition of the input current pulse to the 1.5 v level on the high to low transition of the output voltage pulse. 6. t r -rise time is measured from the 90% to the 10% levels on the low to high transition of the output pulse. 7. t f -fall time is measured from the 10% to the 90% levels on the high to low transition of the output pulse. 8. t elh -enable input propagation delay is measured from the 1.5 v level on the high to low transition of the input voltage pulse to the 1.5 v level on the low to high transition of the output voltage pulse. 9. t ehl -enable input propagation delay is measured from the 1.5 v level on the low to high transition of the input voltage pulse to the 1.5 v level on the high to low transition of the output voltage pulse. 10. cm h -the maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the high state (i.e., v out > 2.0 v). measured in volts per microsecond (v/?). 11. cm l -the maximum tolerable rate of rise of the common mode voltage to ensure the output will remain in the low output state (i.e., v out < 0.8 v). measured in volts per microsecond (v/?). 12. device considered a two-terminal device: pins 1,2,3 and 4 shorted together, and pins 5,6,7 and 8 shorted together. dc characteristics test conditions symbol min typ** max unit high level output current (v cc = 5.5 v, v o = 5.5 v) (i f = 250 ?, v e = 2.0 v) (note 2) i oh 100 ? low level output current (v cc = 5.5 v, i f = 5 ma) (v e = 2.0 v, i cl = 13 ma) (note 2) v ol .35 0.6 v input threshold current (v cc = 5.5 v, v o = 0.6 v, v e = 2.0 v, i ol = 13 ma) i ft 3 5 ma characteristics test conditions symbol min typ** max unit input-output insulation leakage current (relative humidity = 45%) (t a = 25?, t = 5 s) (v i-o = 3000 vdc) (note 12) i i-o 1.0* ? withstand insulation test voltage (rh < 50%, t a = 25?) (i i-o 2 ?) (note 12) ( t = 1 min.) v iso 2500 v rms resistance (input to output) (v i-o = 500 v) (note 12) r i-o 10 12 ? capacitance (input to output) (f = 1 mhz) (note 12) c i-o 0.6 pf
5 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers fig.1 low level output voltage vs. ambient temperature t a - ambient temperature ( c) t a - ambient temperature ( c) t a - ambient temperature ( c) -40 -20 0 20 40 60 80 v ol - low level o utput voltage (v) t p - propagation delay (ns) i f - forward cur rent (ma) i ol - low level output current (ma) v o - output voltage (v) i f - forward cur rent (ma) i f - forward cur rent (ma) i ol = 16 ma fig. 4 low level output current vs. ambient temperature -40 -20 0 20 40 60 80 -40 -20 0 20 40 60 80 i f = 5 ma i f = 10 ma i f = 15 ma fig. 5 input threshold current vs. ambient temperature i ft - input threshold current (ma) r l = 350 r l = 1k ? r l = 4k ? fig. 6 output voltage vs. input forward current r l = 350 ? r l = 1k ? r l =4k ? i ol = 6.4 ma i ol = 9.6 ma i ol = 12.8 ma conditions: i f = 5 ma v e = 2 v v cc = 5.5v conditions: v cc = 5.0 v v o = 0.6 v fig. 2 input diode forward voltage vs. forward current v f - forward voltage (v) 0.9 1.0 1.1 1.2 1.3 1.4 1.5 1.6 conditions: v cc = 5 v v e = 2 v v ol = 0.6 v fig.3 switching time vs. forward current 5 0123456 7911 13 15 v cc = 5 v r l = 1 k ? (t plh ) r l = 4 k ? (t plh ) r l = 350 ? (t plh ) r l = 1 k ? r l = 4 k ? r l = 350 k ? (t phl ) 0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 1 2 3 4 0 20 40 60 80 100 120 20 25 30 35 40 45 50 0 1 2 3 4 5 6 0.001 0.01 0.1 1 10 16 30
6 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers fig. 7 pulse width distortion vs. temperature t a - temperature ( c) t a - temperature ( c) t a - temperature ( c) t a - temperature ( c) t a - temperature ( c) -60 -40 -20 0 20 40 60 80 100 -60 -40 -20 0 20 40 60 80 100 -60 -40 -20 0 20 40 60 80 100 -60 -40 -20 0 20 40 60 80 100 -60 -40 -20 0 20 40 60 80 100 pwd - pulse width distortion (ns) te - enable propagation delay (ns) ioh - high level output current ( a) tp - propagation delay (ns) tr/tf - rise and fall time (ns) r l = 4 k ? r l = 1 k ? r l = 350 ? f conditions: i = 7.5 ma v cc = 5 v fig. 8 rise and fall time vs. temperature l r = 4 k ? (tr) conditions: i f = 7.5 ma v cc = 5 v r l = 1 k ? (tr) r l = 350 ? (tr) r l = 1 k ? r l = 4 k ? (tf) r l = 350 ? fig. 9 enable propagation delay vs. temperature rl = 4 k ? (telh) r l = 1 k ? (telh) r l = 350 ? (telh) r l = 350 ? r l = 1 k ? r l = 4 k ? (tehl) fig. 10 switching time vs. temperature rl = 1 k ? tplh rl = 350 ? tplh rl = 4 k ? tplh rl = 1 k ? rl = 4 k ? rl = 350 ? tphl fig. 11 high level output current vs. temperature v cc = 5.5 v conditions: v o = 5.5 v v e = 2.0 v i f = 250 a 0 20 40 60 80 0 100 200 300 400 500 600 0 20 40 60 80 100 120 20 40 60 80 100 120 0 5 10 15 20
7 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers 47 phl t f i = 7.5 ma 1.5 v 90% 10% 7.5 ma +5v 1.5 v 3.0 v 1.5 v 3 2 1 4 8 7 6 5 4 5 pulse 1 2 3 generator tr = 5ns z = 50 ? o 8 7 6 +5v gnd plh t i = 3.75 ma f out put o (v ) input (i ) f out put (v ) o f t r t cc v out put (v ) o l r c l (i ) input f monitor o z = 50 ? pulse generator tr = 5ns (v ) e input monitor gnd v cc o (v ) out put l r l c (v ) out put o input (v ) e ehl tt elh bypass .1 f bypass .1 f fig. 12 test circuit and waveforms for t plh , t phl, t r and t f . fig. 13 test circuit t ehl and t elh .
8 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers +5v peak 3 2 1 4 8 7 6 5 gnd v cc o (v ) output 350 ? v cm ff v a b pulse gen i f cm v 0v o v 5v switching pos. (a), i = 0 f o v (max) cm 0.5 v o v switching pos. (b), i = 7.5 ma f h cm l v (min) o bypass .1 f fig. 14 test circuit common mode transient immunity
9 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers note all dimensions are in inches (millimeters) pa ck ag e dimensions (through hole) 0.200 (5.08) 0.140 (3.55) 0.100 (2.54) typ 0.022 (0.56) 0.016 (0.41) 0.020 (0.51) min 0.390 (9.91) 0.370 (9.40) 0.270 (6.86) 0.250 (6.35) 3 0.070 (1.78) 0.045 (1.14) 2 41 56 7 8 0.300 (7.62) typ 0.154 (3.90) 0.120 (3.05) 0.016 (0.40) 0.008 (0.20) 15?max pin 1 id. seating plane pa ck ag e dimensions (surface mount) lead coplanarity : 0.004 (0.10) max 0.270 (6.86) 0.250 (6.35) 0.390 (9.91) 0.370 (9.40) 0.022 (0.56) 0.016 (0.41) 0.100 (2.54) typ 0.020 (0.51) min 0.070 (1.78) 0.045 (1.14) 0.300 (7.62) typ 0.405 (10.30) min 0.315 (8.00) min 0.045 [1.14] 32 1 4 567 8 0.016 (0.41) 0.008 (0.20) pin 1 id. pa ck ag e dimensions (0.4"lead spacing) 0.200 (5.08) 0.140 (3.55) 0.100 (2.54) typ 0.022 (0.56) 0.016 (0.41) 0.004 (0.10) min 0.390 (9.91) 0.370 (9.40) 0.270 (6.86) 0.250 (6.35) 3 0.070 (1.78) 0.045 (1.14) 2 41 56 7 8 0.400 (10.16) typ 0.154 (3.90) 0.120 (3.05) 0.016 (0.40) 0.008 (0.20) 0?to 15 pin 1 id. sea ting plane recommended pad layout for surface mount leadform 0.070 (1.78) 0.060 (1.52) 0.030 (0.76) 0.100 (2.54) 0.295 (7.49) 0.415 (10.54)
10 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers ordering information option example part number description s 6n137s surface mount lead bend sd 6n137sd surface mount; tape and reel w 6n137w 0.4" lead spacing v 6n137v vde0884 wv 6n137wv vde0884; 0.4 lead spacing sv 6n137sv vde0884; surface mount sdv 6n137sdv vde0884; surface mount; tape and reel qt carrier tape specifications (? taping orientation) 4.0 0.1 1.55 0.05 user direction of feed 4.0 0.1 1.75 0.10 7.5 0.1 16.0 0.3 12.0 0.1 0.30 0.05 13.2 0.2 4.90 0.20 0.1 max 10.30 0.20 10.30 0.20 1.6 0.1
11 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers marking information 1 2 6 4 3 5 de?itions 1f airchild logo 2d e vice number 3 vde mark (note: only appears on parts ordered with vde option ? see order entry table) 4t wo digit year code, e.g., ?3 5t wo digit work week ranging from ?1 to ?3 6 assembly package code 2601 t1 yy xx v re?w pro?e ? peak reflow temperature: 225 c (package surface temperature) ? time of temperature higher than 183 c for 60?50 seconds ? one time soldering reflow is recommended 215 c, 10?0 s 225 c peak ti me (minute) 0 300 250 200 150 100 50 0 0.5 1 1.5 2 2.5 3 3.5 4 4.5 temperature (?) time above 183 c, 60?50 sec ramp up = 3 c/sec
12 www.fairchildsemi.com single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 rev. 1.0.5 single-channel: 6n137, hcpl-2601, hcpl-2611 dual-channel: hcpl-2630, hcpl-2631 high speed-10 mbit/s logic gate optocouplers rev. i20 trademarks t he following are registered and unregistered trademarks fairchild semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks. disclaimer fa i rchild semiconductor reserves the right to make changes without further notice to any products herein to improve reliability, function, or design. fairchild does not assume any liability arising out of the application or use of any product or circuit described herein; neither does it convey any license under it s patent rights, nor the rights of others. these specifications do not expand the terms of fairchild? worldwide terms and conditions, specifically the warranty therein, which covers these products. life su pport policy fa irchild? products are not authorized for use as critical components in life support devices or systems without the express written approval of fairchild semiconductor corporation. as used herein: 1. life support devices or systems are devices or systems which, (a ) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in a ccordance with instructions for use provided in the labeling, can be r easonably expected to result in significant injury to the user. 2. a critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. pr oduct status definitions definition of terms acex activearray bottomless bu ild it now coolfet cross volt dome ecos park e 2 cmos en signa fact fast fastr fps frfet fa ct quiet series gl obaloptoisolator gto hisec i 2 c i-lo im plieddisconnect in tellimax isoplanar littlefet microcoupler microfet micropak microwire msx msxpro ocx ocxpro optologic optoplanar pacman pop po wer247 po weredge po wersaver po wertrench qfet qs qt op t oelectronics quiet series rapidconfigure rapidconnect serdes sc alarpump silent switcher smart start spm stealth superfet supersot-3 supersot-6 supersot-8 sync fet tcm ti ny boost tinybuck tinypwm tinypower ti ny logic tinyopto tr utranslation uhc unifet ultrafet vcx wire ac ross the board. around the world. t he power franchise pr ogrammable active droop datash eet identification product status definition ad vance information formative or in design this data sheet contains the design specifications for product development. specifications may change in any manner without notice. pr eliminary first production this datasheet contains preliminary data, and supplementary data will be published at a later date. fairchild semiconductor reserves the right to make changes at any time without notice to improve design. no identification needed full production this da ta sheet contains final specifications. fairchild se mi c onductor reserves the right to make changes at any time without notice to improve design. ob solete not in production this datasheet contains specifications on a product that has been discontinued by fairchild semiconductor. the datasheet is printed for reference information only.


▲Up To Search▲   

 
Price & Availability of HCPL-2601WV

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X